CFSIM: A Concurrent Compiled Code Functional Simulator for hopCP
نویسندگان
چکیده
A b str a c t C o n tro l in te n siv e IC s p o se a sign ifican t ch allenge to th e users o f fo rm a l m e th o d s in d esig n in g h ardw are. T h ese IC s h a ve to s u p p o r t a w id e v a r ie ty o f req u irem e n ts in clu d in g synchronous and asynchronous o p era tion s, p o llin g an d in te rru p t-d riv e n m o d e s o f o p era tio n , m u ltip le con cu rrent th rea d s o f ex ecu tio n , co m p lex c o m p u ta tio n s , a n d p ro g ra m m a b ility. In th is p a p e r , we illu s tr a te th e use o f fo rm a l m e th o d s in th e design o f a co n tro l in te n siv e I C called th e " In te l 8 2 5 1 " U niversal S yn ch ro n o u s/A syn ch ro n o u s R e c e iv e r /T r a n s m itte r (U S A R T), u sing ou r fo rm a l h a rd w a re d escrip tio n la n gu age 'h o p C P '. A fea tu re o f h o p C P is th a t i t s u p p o r ts c o m m u n ic a tio n v ia asynchronous ports (d is tr ib u te d sh a red va ria b les w rita b le b y e x a c tly o n e p ro c ess), in a d d itio n to synchronous m essa g e passin g. We sh o w th e usefulness o f th is c o m b in a tio n o f …
منابع مشابه
Speci cation and Validation of Control Intensive ICs in hopCP
Control intensive ICs pose a signi cant challenge to the users of formal methods in designing hardware These ICs have to support a wide variety of requirements including synchronous and asynchronous operations polling and interrupt driven modes of operation multiple concurrent threads of execution non trivial computational require ments and programmability In this paper we illustrate the use of...
متن کاملHigh-level optimizations in compiling process descriptions to asynchronous circuits
Asynchronous Self Timed designs are beginning to attract attention as promising means of dealing with the complexity of modern VLSI technology In this paper we present our views on why asynchronous systems matter We then present details of our high level synthesis tool SHILPA that can automatically synthesize asynchronous circuits from descriptions in our concurrent programming language hopCP W...
متن کاملA Compiled-Code Parallel Pattern Logic Simulator With Inertial Delay Model
This paper presents a parallel pattern compiled code logic simulator which can handle the transport delay as well as the inertial delay of the logic gate. It uses Potential-Change Frame, incorporating inertial functions, to execute event-canceling operation of gates, thus eliminating the conventional time wheel mechanism. As a result, it can adopt the parallel pattern strategy to increase the s...
متن کاملComCAS: A Compiled Cycle Accurate Simulation for Hardware Architecture
This article is in the context of real-time embedded systems domain. These critical systems require an important effort in validation and verification that can be done at many abstraction levels, from high-level application model to the actual binary code using an accurate model of the processor. As the development of a handwritten simulator of a processor at a cycle accurate level is a difficu...
متن کاملJIT Circuit Simulation with LLVM
The project aimed to create a circuit simulator that produces JIT compiled native code through LLVM’s APIs. A JIT based simulation approach provides native simulation speed, while still allowing native code to be recompiled to provide circuit debugging features unavailable in statically compiled simulators. The result of the project is a simulator that performs competitively against existing si...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Int. Journal in Computer Simulation
دوره 4 شماره
صفحات -
تاریخ انتشار 1994